Sciweavers

531 search results - page 35 / 107
» Field-Programmable Gate Arrays
Sort
View
ATS
1998
IEEE
113views Hardware» more  ATS 1998»
15 years 2 months ago
Testing and Diagnosis of Interconnect Structures in FPGAs
Since Field programmable gate arrays (FPGAs) are reprogrammable, faults in them can be easily toleruted once fault sites are located. Previous researches on diagnosis of FPGAs mai...
Sying-Jyan Wang, Chao-Neng Huang
FPL
1998
Springer
82views Hardware» more  FPL 1998»
15 years 2 months ago
Pebble: A Language for Parametrised and Reconfigurable Hardware Design
Abstract. Pebble is a simple language designed to improve the productivity and effectiveness of hardware design. It improves productivity by adopting reusable word-level and bit-le...
Wayne Luk, Steve McKeever
DAC
1997
ACM
15 years 1 months ago
Data Memory Minimisation for Synchronous Data Flow Graphs Emulated on DSP-FPGA Targets
The paper presents an algorithm to determine the close-tosmallest possible data buffer sizes for arbitrary synchronous data flow (SDF) applications, such that we can guarantee the...
Marleen Adé, Rudy Lauwereins, J. A. Peperst...
ASPDAC
2004
ACM
103views Hardware» more  ASPDAC 2004»
15 years 1 months ago
Design and implementation of a secret key steganographic micro-architecture employing FPGA
In the well-known "prisoners' problem", a representative example of steganography, two persons attempt to communicate covertly without alerting the warden. One appr...
Hala A. Farouk, Magdy Saeb
DATE
2004
IEEE
141views Hardware» more  DATE 2004»
15 years 1 months ago
Operating System Support for Interface Virtualisation of Reconfigurable Coprocessors
Reconfigurable Systems-on-Chip (SoC) consist of large Field-Programmable Gate-Arrays (FPGAs) and standard processors. The reconfigurable logic can be used for application-specific...
Miljan Vuletic, Ludovic Righetti, Laura Pozzi, Pao...