Sciweavers

531 search results - page 83 / 107
» Field-Programmable Gate Arrays
Sort
View
FPGA
1998
ACM
160views FPGA» more  FPGA 1998»
15 years 2 months ago
A New Retiming-Based Technology Mapping Algorithm for LUT-based FPGAs
In this paper, we present a new retiming-based technology mapping algorithm for look-up table-based eld programmable gate arrays. The algorithm is based on a novel iterative proce...
Peichen Pan, Chih-Chang Lin
CAIP
1997
Springer
15 years 2 months ago
A New Hardware Structure for Implementation of Soft Morphological Filters
: A new hardware structure for implementation of soft morphological filters is presented in this paper. This is based on the modification of the majority gate technique. A pipeline...
Antonios Gasteratos, Ioannis Andreadis, Phillipos ...
GLVLSI
2003
IEEE
140views VLSI» more  GLVLSI 2003»
15 years 3 months ago
Exploiting multiple functionality for nano-scale reconfigurable systems
It is likely that it will become increasingly difficult to manufacture the complex, heterogeneous logic structures that characterise current reconfigurable logic systems. As a res...
Paul Beckett
ENGL
2008
142views more  ENGL 2008»
14 years 10 months ago
A Solid-State Neuron for Spiking Neural Network Implementation
This paper presents a compact analog neuron cell incorporating an array of charge-coupled synapses connected via a common output terminal. The novel silicon synapse is based on a t...
Yajie Chen, Steve Hall, Liam McDaid, Octavian Buiu...
TVLSI
1998
99views more  TVLSI 1998»
14 years 9 months ago
Some experiments about wave pipelining on FPGA's
— Wave pipelining offers a unique combination of high speed, low latency, and moderate power consumption. The construction of wave pipelines is benefited by the use of gates and...
Eduardo I. Boemo, Sergio López-Buedo, Juan ...