Sciweavers

35 search results - page 6 / 7
» Fingerprinting Digital Circuits on Programmable Hardware
Sort
View
GECCO
2006
Springer
143views Optimization» more  GECCO 2006»
13 years 10 months ago
A hybridized genetic parallel programming based logic circuit synthesizer
Genetic Parallel Programming (GPP) is a novel Genetic Programming paradigm. Based on the GPP paradigm and a local search operator - FlowMap, a logic circuit synthesizing system in...
Wai Shing Lau, Kin-Hong Lee, Kwong-Sak Leung
GLVLSI
2003
IEEE
175views VLSI» more  GLVLSI 2003»
13 years 11 months ago
A custom FPGA for the simulation of gene regulatory networks
We present a unique FPGA that uses a mix of digital and large-signal analog computation for the simulation of gene regulatory networks. The prototype IC consists of a 4x5 array of...
Ilias Tagkopoulos, Charles A. Zukowski, German Cav...
ISCAS
2006
IEEE
85views Hardware» more  ISCAS 2006»
14 years 11 days ago
Analog frequency response measurement in mixed-signal systems
—We present an efficient approach for on-chip frequency response measurement, including phase and gain, of analog circuitry in mixed-signal systems. The approach uses direct digi...
Charles E. Stroud, Dayu Yang, Foster F. Dai
ICCD
2003
IEEE
141views Hardware» more  ICCD 2003»
14 years 3 months ago
Structured ASICs: Opportunities and Challenges
There is currently a huge gap between the two main technologies used to implement custom digital integrated circuit (IC) designs. At one end of the spectrum are field programmable...
Behrooz Zahiri
DATE
2005
IEEE
128views Hardware» more  DATE 2005»
13 years 12 months ago
On the Optimal Design of Triple Modular Redundancy Logic for SRAM-based FPGAs
Triple Modular Redundancy (TMR) is a suitable fault tolerant technique for SRAM-based FPGA. However, one of the main challenges in achieving 100% robustness in designs protected b...
Fernanda Lima Kastensmidt, Luca Sterpone, Luigi Ca...