Sciweavers

785 search results - page 147 / 157
» First-class Synchronous Operations
Sort
View
IPPS
2009
IEEE
15 years 4 months ago
Handling OS jitter on multicore multithreaded systems
Various studies have shown that OS jitter can degrade parallel program performance considerably at large processor counts. Most sources of system jitter fall broadly into 5 catego...
Pradipta De, Vijay Mann, Umang Mittaly
IPPS
2009
IEEE
15 years 4 months ago
Phaser accumulators: A new reduction construct for dynamic parallelism
A reduction is a computation in which a common operation, such as a sum, is to be performed across multiple pieces of data, each supplied by a separate task. We introduce phaser a...
Jun Shirako, David M. Peixotto, Vivek Sarkar, Will...
ISCA
2009
IEEE
180views Hardware» more  ISCA 2009»
15 years 4 months ago
Decoupled DIMM: building high-bandwidth memory system using low-speed DRAM devices
The widespread use of multicore processors has dramatically increased the demands on high bandwidth and large capacity from memory systems. In a conventional DDR2/DDR3 DRAM memory...
Hongzhong Zheng, Jiang Lin, Zhao Zhang, Zhichun Zh...
TABLETOP
2008
IEEE
15 years 4 months ago
Pokey: Interaction through covert structured light
In this paper we describe a method to support interaction with a cellphone based projectorcamera system. We describe a novel approach that uses a technique known in Computer Visio...
Christopher Richard Wren, Yuri A. Ivanov, Paul A. ...
ISCA
2007
IEEE
145views Hardware» more  ISCA 2007»
15 years 4 months ago
Mechanisms for store-wait-free multiprocessors
Store misses cause significant delays in shared-memory multiprocessors because of limited store buffering and ordering constraints required for proper synchronization. Today, prog...
Thomas F. Wenisch, Anastassia Ailamaki, Babak Fals...