134 search results - page 7 / 27 » Flexible Control of Data Transfers between Parallel Programs |
137
click to vote
MICRO
2006
IEEE
14 years 9 months ago
2006
IEEE
Since processor performance scalability will now mostly be achieved through thread-level parallelism, there is a strong incentive to parallelize a broad range of applications, inc...
GPC
2009
Springer
14 years 7 months ago
2009
Springer
SAGA is a high-level programming interface which provides the ability to develop distributed applications in an infrastructure independent way. In an earlier paper, we discussed ho...
APLAS
2008
ACM
14 years 11 months ago
2008
ACM
Active objects offer a structured approach to concurrency, encapsulating both unshared state and a thread of control. For efficient data transfer, data should be passed by referenc...
WMPI
2004
ACM
15 years 2 months ago
2004
ACM
Abstract. In this paper, we propose a processor architecture with programmable on-chip memory for a high-performance SMP (symmetric multi-processor) node named SCIMA-SMP (Software ...
ISPA
2007
Springer
15 years 3 months ago
2007
Springer
The Cell processor is a typical example of a heterogeneous multiprocessor-on-chip architecture that uses several levels of parallelism to deliver high performance. Closing the gap ...