1563 search results - page 260 / 313 » Flexible instruction processors |
101
click to vote
HPCA
2005
IEEE
16 years 6 days ago
2005
IEEE
If current technology scaling trends hold, leakage power dissipation will soon become the dominant source of power consumption in high performance processors. Caches, due to the f...
ICFP
2007
ACM
15 years 11 months ago
2007
ACM
In the light of evidence that Haskell programs compiled by GHC exhibit large numbers of mispredicted branches on modern processors, we re-examine the "tagless" aspect of...
ASAP
2009
IEEE
15 years 9 months ago
2009
IEEE
—The Cell processor consists of a general-purpose core and eight cores with a complete SIMD instruction set. Although originally designed for multimedia and gaming, it is current...
ICCD
2007
IEEE
15 years 8 months ago
2007
IEEE
The IEEE P754 Draft Standard for Floating-point Arithmetic provides specifications for Decimal Floating-Point (DFP) formats and operations. Based on this standard, many developer...
ICCD
2005
IEEE
15 years 8 months ago
2005
IEEE
Cache memories are commonly implemented through multiple memory banks to improve bandwidth and latency. The early knowledge of the data cache bank that an instruction will access ...