1563 search results - page 265 / 313 » Flexible instruction processors |
106
click to vote
IEEEPACT
2005
IEEE
15 years 5 months ago
2005
IEEE
This paper presents a novel compiler directed technique to reduce the register pressure and power of the register file by releasing registers early. The compiler identifies regi...
ISPASS
2005
IEEE
15 years 5 months ago
2005
IEEE
Simulation-based microarchitecture research is often hindered by the slow speed of simulators. In this work, we propose a novel statistical technique to identify highly representa...
CGO
2003
IEEE
15 years 5 months ago
2003
IEEE
Software dynamic translation (SDT) is a technology that permits the modification of an executing program’s instructions. In recent years, SDT has received increased attention, f...
DATE
2003
IEEE
15 years 5 months ago
2003
IEEE
The widening gap between processor and memory speeds renders data locality optimization a very important issue in data-intensive embedded applications. Throughout the years hardwa...
ISLPED
2003
ACM
15 years 5 months ago
2003
ACM
Modern superscalar processors implement precise interrupts by using the Reorder Buffer (ROB). In some microarchitectures , such as the Intel P6, the ROB also serves as a repositor...