Sciweavers

1563 search results - page 94 / 313
» Flexible instruction processors
Sort
View
ISSS
1995
IEEE
100views Hardware» more  ISSS 1995»
15 years 4 months ago
Optimal code generation for embedded memory non-homogeneous register architectures
This paper examines the problem of code-generation for expression trees on non-homogeneous register set architectures. It proposes and proves the optimality of an O(n) algorithm f...
Guido Araujo, Sharad Malik
140
Voted
IASTEDCCS
2004
121views Hardware» more  IASTEDCCS 2004»
15 years 2 months ago
Performance of hyperspectral imaging algorithms using itanium architecture
This paper describes the experiences and results on implementing a set of hyperspectral imaging analysis algorithms on the Itanium Processor Family. On Itanium architecture all in...
Wilfredo E. Lugo-Beauchamp, Kennie Cruz, Carmen L....
ICCAD
2001
IEEE
272views Hardware» more  ICCAD 2001»
15 years 9 months ago
NetBench: A Benchmarking Suite for Network Processors
— In this study we introduce NetBench, a benchmarking suite for network processors. NetBench contains a total of 9 applications that are representative of commercial applications...
Gokhan Memik, William H. Mangione-Smith, Wendong H...
104
Voted
DATE
2008
IEEE
163views Hardware» more  DATE 2008»
15 years 7 months ago
Design flow for embedded FPGAs based on a flexible architecture template
Modern digital signal processing applications have an increasing demand for computational power while needing to preserve low power dissipation and high flexibility. For many appl...
B. Neumann, Thorsten von Sydow, Holger Blume, Tobi...
VLSID
2003
IEEE
110views VLSI» more  VLSID 2003»
16 years 1 months ago
A New Reactive Processor with Architectural Support for Control Dominated Embedded Systems
Control dominated embedded systems have to be designed for fast reaction to asynchronous external events occurring in the environment. Such systems must be able to perform signal ...
Partha S. Roop, Zoran A. Salcic, Morteza Biglari-A...