1563 search results - page 99 / 313 » Flexible instruction processors |
113
Voted
CGO
2006
IEEE
15 years 6 months ago
2006
IEEE
As the amount of available silicon resources on one chip increases, we have seen the advent of ever increasing parallel resources integrated on-chip. Many architectures use these ...
98
Voted
HPCA
1999
IEEE
15 years 5 months ago
1999
IEEE
Control independence has been put forward as a significant new source of instruction-level parallelism for future generation processors. However, its performance potential under p...
109
Voted
MICRO
1997
IEEE
15 years 5 months ago
1997
IEEE
Highly aggressive multi-issue processor designs of the past few years and projections for the next decade require that we redesign the operation of the cache memory system. The nu...
111
click to vote
MICRO
1993
IEEE
15 years 4 months ago
1993
IEEE
The conventional classification of inter-instruction dependencies (data, anti and output dependencies) provides a basic scheme for the analysis of pipeline hazards in pipelined in...
121
click to vote
SODA
2001
ACM
15 years 2 months ago
2001
ACM
We consider the problem of scheduling unit-length jobs on identical parallel machines such that the makespan of the resulting schedule is minimized. Precedence constraints impose ...