Sciweavers

1866 search results - page 102 / 374
» Flexibly Interleaving Processes
Sort
View
ASYNC
2003
IEEE
119views Hardware» more  ASYNC 2003»
15 years 3 months ago
Asynchronous DRAM Design and Synthesis
We present the design of a high performance on-chip pipelined asynchronous DRAM suitable for use in a microprocessor cache. Although traditional DRAM structures suffer from long a...
Virantha N. Ekanayake, Rajit Manohar
ICSOC
2003
Springer
15 years 3 months ago
Planning and Monitoring the Execution of Web Service Requests
Abstract Interaction with web services enabled marketplaces would be greatly facilitated if users were given a high level service request language to express their goals in complex...
Alexander Lazovik, Marco Aiello, Mike P. Papazoglo...
MSE
2002
IEEE
143views Hardware» more  MSE 2002»
15 years 2 months ago
Error Resilience of EZW Coder for Image Transmission in Lossy Networks
We investigate the effect of network errors on Embedded Zerotree Wavelet (EZW) encoded images and propose modifications to the EZW coder to increase error resilience in bursty pac...
Shahab Baqai, Farhan A. Baqai, Usman Hameed, Sohai...
ESA
2009
Springer
104views Algorithms» more  ESA 2009»
15 years 2 months ago
Hyperbolic Dovetailing
A familiar quandary arises when there are several possible alternatives for the solution of a problem, but no way of knowing which, if any, are viable for a particular problem inst...
David G. Kirkpatrick
TABLEAUX
1999
Springer
15 years 2 months ago
A Tableau Calculus for Pronoun Resolution
Appeared in: N.V. Murray, editor, Automated Reasoning with Analytic Tableaux and Related Methods (TABLEAUX’99), Lecture Notes in Artificial Intelligence 1617, Springer, pages 2...
Christof Monz, Maarten de Rijke