Sciweavers

1866 search results - page 137 / 374
» Flexibly Interleaving Processes
Sort
View
MICRO
1997
IEEE
79views Hardware» more  MICRO 1997»
15 years 2 months ago
On High-Bandwidth Data Cache Design for Multi-Issue Processors
Highly aggressive multi-issue processor designs of the past few years and projections for the next decade require that we redesign the operation of the cache memory system. The nu...
Jude A. Rivers, Gary S. Tyson, Edward S. Davidson,...
ICCBR
1997
Springer
15 years 2 months ago
Merge Strategies for Multiple Case Plan Replay
Planning by analogical reasoning is a learning method that consists of the storage, retrieval, and replay of planning episodes. Planning performance improves with the accumulationa...
Manuela M. Veloso
REX
1993
15 years 2 months ago
Relationships Between Models of Concurrency
Abstract. Models for concurrency can be classified with respect to three relevant parameters: behaviour/system, interleaving/noninterleaving, linear/branching time. When modelling...
Mogens Nielsen, Vladimiro Sassone, Glynn Winskel
ICSE
2000
IEEE-ACM
15 years 1 months ago
Generating statechart designs from scenarios
This paper presents an algorithm for automatically generating UML statecharts from a collection of UML sequence diagrams. Computer support for this transition between requirements...
Jon Whittle, Johann Schumann
USENIX
2008
15 years 10 days ago
Context-Aware Prefetching at the Storage Server
In many of today's applications, access to storage constitutes the major cost of processing a user request. Data prefetching has been used to alleviate the storage access lat...
Gokul Soundararajan, Madalin Mihailescu, Cristiana...