57 search results - page 10 / 12 » Floorplanning for Partial Reconfiguration in FPGAs |
FCCM
2008
IEEE
15 years 5 months ago
2008
IEEE
This paper presents a proto-type autonomous signal processing system on a chip. The system is architected such that high performance digital signal processing occurs in the FPGA...
RECONFIG
2009
IEEE
15 years 5 months ago
2009
IEEE
—We envision that future FPGA will use a hardwired network on chip (HWNoC) [14] as a unified interconnect for functional communications (data and control) as well as configurat...
IPPS
2006
IEEE
15 years 5 months ago
2006
IEEE
Modern FPGAs, such as the Xilinx Virtex-II Series, offer the feature of partial and dynamic reconfiguration, allowing to load various hardware configurations (i.e., HW modules) du...
AHS
2006
IEEE
15 years 5 months ago
2006
IEEE
Randomly connecting networks have proven to be universal computing machines. By interconnecting a set of nodes in a random way one can model very complicated non-linear dynamic sy...
109
click to vote
IPPS
2005
IEEE
15 years 4 months ago
2005
IEEE
Data flow and FSMs are used intensively to specify real-time systems in the field of mechatronics. Their implementation in FPGAs is discussed against the background of dynamic rec...