Sciweavers

161 search results - page 21 / 33
» Floorplanning with Datapath Optimization
Sort
View
MICRO
2008
IEEE
113views Hardware» more  MICRO 2008»
15 years 4 months ago
From SODA to scotch: The evolution of a wireless baseband processor
With the multitude of existing and upcoming wireless standards, it is becoming increasingly difficult for hardware-only baseband processing solutions to adapt to the rapidly chan...
Mark Woh, Yuan Lin, Sangwon Seo, Scott A. Mahlke, ...
70
Voted
ASPDAC
2007
ACM
87views Hardware» more  ASPDAC 2007»
15 years 1 months ago
Topology exploration for energy efficient intra-tile communication
With technology nodes scaling down, the energy consumed by the on-chip intra-tile interconnects is beginning to have a significant impact on the total chip energy. The Energyoptima...
Jin Guo, Antonis Papanikolaou, Francky Catthoor
ASPDAC
2006
ACM
148views Hardware» more  ASPDAC 2006»
15 years 1 months ago
TAPHS: thermal-aware unified physical-level and high-level synthesis
Thermal effects are becoming increasingly important during integrated circuit design. Thermal characteristics influence reliability, power consumption, cooling costs, and performan...
Zhenyu (Peter) Gu, Yonghong Yang, Jia Wang, Robert...
75
Voted
ARC
2009
Springer
137views Hardware» more  ARC 2009»
15 years 4 months ago
Heterogeneous Architecture Exploration: Analysis vs. Parameter Sweep
This paper argues the case for the use of analytical models in FPGA architecture layout exploration. We show that the problem when simplified, is amenable to formal optimization t...
Asma Kahoul, George A. Constantinides, Alastair M....
ISQED
2008
IEEE
153views Hardware» more  ISQED 2008»
15 years 4 months ago
ILP Based Gate Leakage Optimization Using DKCMOS Library during RTL Synthesis
In this paper dual-K (DKCMOS) technology is proposed as a method for gate leakage power reduction. An integer linear programming (ILP) based algorithm is proposed for its optimiza...
Saraju P. Mohanty