Sciweavers

578 search results - page 34 / 116
» Flow Map Layout
Sort
View
DATE
2005
IEEE
140views Hardware» more  DATE 2005»
15 years 5 months ago
Area-Efficient Selective Multi-Threshold CMOS Design Methodology for Standby Leakage Power Reduction
This paper presents a design flow for an improved selective multi-threshold(Selective-MT) circuit. The Selective-MT circuit is improved so that plural MT-cells can share one switc...
Takeshi Kitahara, Naoyuki Kawabe, Fumihiro Minami,...
BMCBI
2005
113views more  BMCBI 2005»
14 years 11 months ago
PentaPlot: A software tool for the illustration of genome mosaicism
Background: Dekapentagonal maps depict the phylogenetic relationships of five genomes in a visually appealing diagram and can be viewed as an alternative to a single evolutionary ...
Lutz Hamel, Olga Zhaxybayeva, J. Peter Gogarten
AROBOTS
2010
101views more  AROBOTS 2010»
14 years 12 months ago
A quantitative assessment of structural errors in grid maps
Various common error sources affect the quality of a map, e.g., salt and pepper noise and other forms of noise that are more or less uniformly distributed over the map. But there ...
Andreas Birk
FPGA
2001
ACM
145views FPGA» more  FPGA 2001»
15 years 4 months ago
Simultaneous logic decomposition with technology mapping in FPGA designs
Conventional technology mapping algorithms for SRAM-based Field Programmable Gate Arrays (FPGAs) are normally carried out on a fixed logic decomposition of a circuit. The impact o...
Gang Chen, Jason Cong
FPGA
1997
ACM
120views FPGA» more  FPGA 1997»
15 years 4 months ago
Partially-Dependent Functional Decomposition with Applications in FPGA Synthesis and Mapping
In this paper, we give a necessary and sufficient condition for the existence of partially-dependent functional decomposition and develop new algorithms to compute such decomposi...
Jason Cong, Yean-Yow Hwang