Sciweavers

578 search results - page 9 / 116
» Flow Map Layout
Sort
View
DIAL
2006
IEEE
167views Image Analysis» more  DIAL 2006»
15 years 5 months ago
Tree clustering for layout-based document image retrieval
We describe a system for the retrieval on the basis of layout similarity of document images belonging to collections stored in digital libraries. Layout regions are extracted and ...
Simone Marinai, Emanuele Marino, Giovanni Soda
DAC
1998
ACM
16 years 21 days ago
Practical Experiences with Standard-Cell Based Datapath Design Tools: Do We Really Need Regular Layouts?
Commercial tools for standard-cell based datapath design are here classed according to design flows, and the advantages of each class are discussed with the results of two test ci...
Alexander Grießing, Paolo Ienne
ASPDAC
1998
ACM
79views Hardware» more  ASPDAC 1998»
15 years 4 months ago
Simultaneous Wire Sizing and Wire Spacing in Post-Layout Performance Optimization
- In this paper, we study the wire sizing and wire spacing problem for post-layout performance optimization under Elmore delay model. Both ground capacitance and coupled capacitanc...
Jiang-An He, Hideaki Kobayashi
DAC
1999
ACM
16 years 21 days ago
Subwavelength Lithography and Its Potential Impact on Design and EDA
This tutorial paper surveys the potential implications of subwavelength optical lithography for new tools and flows in the interface between layout design and manufacturability. W...
Andrew B. Kahng, Y. C. Pati
IPPS
1998
IEEE
15 years 4 months ago
Predicting the Running Times of Parallel Programs by Simulation
Predicting the running time of a parallel program is useful for determining the optimal values for the parameters of the implementation and the optimal mapping of data on processo...
Radu Rugina, Klaus E. Schauser