475 search results - page 25 / 95 » Formal Analysis of Processor Timing Models |
133
click to vote
ISOLA
2010
Springer
14 years 7 months ago
2010
Springer
Abstract. The Implicit Path Enumeration Technique (IPET) has become widely accepted as a powerful technique to compute upper bounds on the Worst-Case Execution Time (WCET) of time-...
HICSS
2009
IEEE
15 years 4 months ago
2009
IEEE
The mechanisms and design principles needed for achieving optimized handoff for mobile Internet services are poorly understood and need better analysis. This paper contributes to ...
FM
2001
Springer
15 years 2 months ago
2001
Springer
To develop efficient algorithms for the reachability analysis of timed automata, a promising approach is to use binary decision diagrams (BDDs) as data structure for the representa...
FORMATS
2007
Springer
15 years 3 months ago
2007
Springer
Abstract. We present a systematic translation from timed models of genetic regulatory networks into products of timed automata to which one can apply verification tools in order l...
ECBS
2005
IEEE
15 years 3 months ago
2005
IEEE
The fulfillment of time requirements is one of the major acceptance criteria of safety-critical and real-time systems. They are dictated by the environment of these systems and a...