475 search results - page 53 / 95 » Formal Analysis of Processor Timing Models |
116
click to vote
DATE
2007
IEEE
15 years 9 months ago
2007
IEEE
Recently there has been considerable interest in incorporating timing effects of microarchitectural features of processors (e.g. caches and pipelines) into the schedulability anal...
107
click to vote
ICCCN
2007
IEEE
15 years 9 months ago
2007
IEEE
—Signaling protocols for GMPLS networks have been standardized and implemented in switch controllers. Most switch vendors allow for signaling messages to be carried over inband s...
150
click to vote
ENTCS
2006
15 years 3 months ago
2006
In this study, we introduce a model transformation tool for a time-triggered language: Giotto. The tool uses graphs to represent the source code (Giotto) and the target (the sched...
120
Voted
CPE
2003
Springer
15 years 8 months ago
2003
Springer
We describe the main features of SmArT, a software package providing a seamless environment for the logic and probabilistic analysis of complex systems. SmArT can combine differen...
113
click to vote
ICDM
2007
IEEE
15 years 9 months ago
2007
IEEE
Recent years have witnessed an increasing number of studies in stream mining, which aim at building an accurate model for continuously arriving data. Somehow most existing work ma...