Sciweavers

4340 search results - page 264 / 868
» Formal Methods and Cryptography
Sort
View
195
Voted
FORMATS
2004
Springer
15 years 10 months ago
Modeling and Verification of a Fault-Tolerant Real-Time Startup Protocol Using Calendar Automata
We discuss the modeling and verification of real-time systems using the SAL model checker. A new modeling framework based on event calendars enables dense timed systems to be descr...
Bruno Dutertre, Maria Sorea
173
Voted
FMCAD
2000
Springer
15 years 9 months ago
Checking Safety Properties Using Induction and a SAT-Solver
We take a fresh look at the problem of how to check safety properties of finite state machines. We are particularly interested in checking safety properties with the help of a SAT-...
Mary Sheeran, Satnam Singh, Gunnar Stålmarck
EURODAC
1995
IEEE
195views VHDL» more  EURODAC 1995»
15 years 9 months ago
A hardware/software partitioning algorithm for pipelined instruction set processor
This paper proposes a new method to design an optimal instruction set for pipelined ASIP development using a formal HW/SW codesign methodology. The codesign task addressed in this...
Binh Ngoc Nguyen, Masaharu Imai, Nobuyuki Hikichi
182
Voted
DATE
2009
IEEE
90views Hardware» more  DATE 2009»
16 years 27 days ago
Property analysis and design understanding
—Verification is a major issue in circuit and system design. Formal methods like bounded model checking (BMC) can guarantee a high quality of the verification. There are severa...
Ulrich Kühne, Daniel Große, Rolf Drechs...
158
Voted
IFM
1999
Springer
15 years 10 months ago
Integration Problems in Telephone Feature Requirements
The feature interaction problem is prominent in telephone service development. Through a number of case studies, we have discovered that no single semantic framework is suitable f...
J. Paul Gibson, Geoff Hamilton, Dominique Mé...