Sciweavers

531 search results - page 28 / 107
» Formal Methods for Networks on Chips
Sort
View
ISOLA
2010
Springer
14 years 7 months ago
Performance Prediction of Service-Oriented Systems with Layered Queueing Networks
We present a method for the prediction of the performance of a service-oriented architecture during its early stage of development. The system under scrutiny is modelled with the U...
Mirco Tribastone, Philip Mayer, Martin Wirsing
ISOLA
2010
Springer
14 years 8 months ago
Flow Control with (Min, +) Algebra
According to the theory of Network Calculus based on the (min,+) algebra, analysis and measure of worst-case performance in communication networks can be made easily. In this conte...
Euriell Le Corronc, Bertrand Cottenceau, Laurent H...
DSD
2006
IEEE
99views Hardware» more  DSD 2006»
15 years 1 months ago
Flexible Bus and NoC Performance Analysis with Configurable Synthetic Workloads
We present a flexible method for bus and network on chip performance analysis, which is based on the adaptation of workload models to resemble various applications. Our analysis m...
Rikard Thid, Ingo Sander, Axel Jantsch
ISPD
1997
ACM
100views Hardware» more  ISPD 1997»
15 years 1 months ago
A pseudo-hierarchical methodology for high performance microprocessor design
- This paper reports on a highly effective methodology to construct complex high performance microprocessors. Critical aspects of the methodology include an integrated database for...
A. Bertolet, K. Carpenter, Keith M. Carrig, Albert...
ETS
2007
IEEE
109views Hardware» more  ETS 2007»
15 years 4 months ago
Test Configurations for Diagnosing Faulty Links in NoC Switches
The paper proposes a new concept of diagnosing faulty links in Network-on-a-Chip (NoC) designs. The method is based on functional fault models and it implements packet address dri...
Jaan Raik, Raimund Ubar, Vineeth Govind