Sciweavers

478 search results - page 14 / 96
» Formal Methods for Specifying, Validating, and Verifying Req...
Sort
View
ECMDAFA
2007
Springer
100views Hardware» more  ECMDAFA 2007»
15 years 3 months ago
Reverse Engineering Models from Traces to Validate Distributed Systems - An Industrial Case Study
The paper targets the applicability of model-driven methodologies to the validation of complex systems and presents a case study of a mobile radio network. Validation relies on the...
Andreas Ulrich, Alexandre Petrenko
FORTE
2011
14 years 1 months ago
A Framework for Verifying Data-Centric Protocols
Abstract. Data centric languages, such as recursive rule based languages, have been proposed to program distributed applications over networks. They simplify greatly the code, whic...
Yuxin Deng, Stéphane Grumbach, Jean-Fran&cc...
SIGADA
2005
Springer
15 years 3 months ago
Temporal skeletons for verifying time
This paper presents an intermediate notation used in a framework for verification of real-time properties. The framework aims at overcoming the need for the framework user to hav...
Gustaf Naeser, Kristina Lundqvist, Lars Asplund
ICST
2009
IEEE
14 years 7 months ago
Putting Formal Specifications under the Magnifying Glass: Model-based Testing for Validation
A software development process is conceptually an abstract form of model transformation, starting from an enduser model of requirements, through to a system model for which code c...
Emine G. Aydal, Richard F. Paige, Mark Utting, Jim...
MEMOCODE
2003
IEEE
15 years 2 months ago
Executable Computational Logics: Combining Formal Methods and Programming Language Based System Design
An executable computational logic can provide the desired bridge between formal system properties and formal methods to verify them on the one hand, and executable models of syste...
José Meseguer