289 search results - page 4 / 58 » Formal Verification in a Commercial Setting |
CAV
1990
Springer
15 years 3 months ago
1990
Springer
Ternary system modeling involves extending the traditional set of binary values
105
click to vote
ASIAN
2006
Springer
15 years 3 months ago
2006
Springer
Abstract. It is customary to write performance-critical parts of arithmetic functions in assembly: this enables finely-tuned algorithms that use specialized processor instructions....
106
click to vote
ICCD
2000
IEEE
15 years 3 months ago
2000
IEEE
A major obstacle to widespread acceptance of formal verification is the difficulty in using the tools effectively. Although learning the basic syntax and operation of a formal ver...
DSD
2002
IEEE
15 years 4 months ago
2002
IEEE
In this paper we describe a methodology for the formal verification of a DSP chip using the HOL theorem prover. We used an iterative method to specify both the behavioral and stru...
108
click to vote
DAC
1997
ACM
15 years 3 months ago
1997
ACM
Abstract. Many modern systems are designed as a set of interconnected reactive subsystems. The subsystem verification task is to verify an implementation of the subsystem against t...