Sciweavers

858 search results - page 75 / 172
» Formal Verification of Digital Systems
Sort
View
DAC
1994
ACM
15 years 3 months ago
The Design of High-Performance Microprocessors at Digital
Today's high-performance single-chip CMOS microprocessors are the most complex and challenging chip designs ever implemented. To stay on the leading edge, Digital's micro...
Thomas F. Fox
SP
1996
IEEE
140views Security Privacy» more  SP 1996»
15 years 3 months ago
A Security Model of Dynamic Labeling Providing a Tiered Approach to Verification
In the proposed mandatory access control model, arbitrary label changing policies can be expressed. The relatively simple model can capture a wide variety of security policies, in...
Simon N. Foley, Li Gong, Xiaolei Qian
STTT
2008
134views more  STTT 2008»
14 years 11 months ago
Automated verification of access control policies using a SAT solver
Abstract. Managing access control policies in modern computer systems can be challenging and error-prone. Combining multiple disparate access policies can introduce unintended cons...
Graham Hughes, Tevfik Bultan
VLSID
2002
IEEE
152views VLSI» more  VLSID 2002»
15 years 11 months ago
Verification of an Industrial CC-NUMA Server
Directed test program-based verification or formal verification methods are usually quite ineffective on large cachecoherent, non-uniform memory access (CC-NUMA) multiprocessors b...
Rajarshi Mukherjee, Yozo Nakayama, Toshiya Mima
EURODAC
1995
IEEE
131views VHDL» more  EURODAC 1995»
15 years 2 months ago
System level design, a VHDL based approach
A hierarchical system design flow was developed to facilitate concurrent development and Time-to-Market reductions. The system design flow provides for codesign of (embedded) driv...
Joris van den Hurk, Edwin Dilling