Sciweavers

107 search results - page 5 / 22
» Formal verification at higher levels of abstraction
Sort
View
DATE
1999
IEEE
134views Hardware» more  DATE 1999»
15 years 2 months ago
Verifying Imprecisely Working Arithmetic Circuits
If real number calculations are implemented as circuits, only a limited preciseness can be obtained. Hence, formal verification can not be used to prove the equivalence between th...
Michaela Huhn, Klaus Schneider, Thomas Kropf, Geor...
ACSW
2006
14 years 11 months ago
Formal analysis of secure contracting protocol for e-tendering
Formal specification and verification of protocols have been credited for uncovering protocol flaws; revealing inadequacies in protocol design of the Initial Stage and Negotiation...
Rong Du, Ernest Foo, Colin Boyd, Kim-Kwang Raymond...
ENTCS
2008
135views more  ENTCS 2008»
14 years 10 months ago
Formal Specification Generation from Requirement Documents
Automatic generation of formal specifications from requirement reduces cost and complexity of formal models creation. Thus, the generated formal model brings the possibility to ca...
Gustavo Cabral, Augusto Sampaio
WCRE
1995
IEEE
15 years 1 months ago
Strongest Postcondition Semantics as the Formal Basis for Reverse Engineering
Reverse engineering of program code is the process of constructing a higher level abstraction of an implementation in order to facilitate the understanding of a system that may be...
Gerald C. Gannod, Betty H. C. Cheng
FAC
2000
114views more  FAC 2000»
14 years 9 months ago
Representational Reasoning and Verification
Formal approaches to the design of interactive systems rely on reasoning about properties of the t a very high level of abstraction. Specifications to support such an approach typi...
Gavin J. Doherty, José Creissac Campos, Mic...