Sciweavers

107 search results - page 6 / 22
» Formal verification at higher levels of abstraction
Sort
View
KBSE
1995
IEEE
15 years 1 months ago
Classification and Retrieval of Reusable Components Using Semantic Features
cation at some level of abstraction, abandoning the semantic information provided by the specification. In this paper, we propose a methodology that ships the overhead of formal re...
John Penix, Phillip Baraona, Perry Alexander
LCTRTS
2010
Springer
14 years 7 months ago
Translating concurrent action oriented specifications to synchronous guarded actions
Concurrent Action-Oriented Specifications (CAOS) model the behavior of a synchronous hardware circuit as asynchronous guarded at an abstraction level higher than the Register Tran...
Jens Brandt, Klaus Schneider, Sandeep K. Shukla
ASE
2008
102views more  ASE 2008»
14 years 10 months ago
Model driven code checking
Model checkers were originally developed to support the formal verification of high-level design models of distributed system designs. Over the years, they have become unmatched in...
Gerard J. Holzmann, Rajeev Joshi, Alex Groce
HVC
2007
Springer
106views Hardware» more  HVC 2007»
15 years 1 months ago
Exploiting Shared Structure in Software Verification Conditions
Abstract. Despite many advances, today's software model checkers and extended static checkers still do not scale well to large code bases, when verifying properties that depen...
Domagoj Babic, Alan J. Hu
FMCAD
2008
Springer
14 years 11 months ago
Verifying an Arbiter Circuit
Abstract--This paper presents the verification of an asynchronous arbiter modeled at the circuit level with non-linear ordinary differential equations. We use Brockett's annul...
Chao Yan, Mark R. Greenstreet