Sciweavers

299 search results - page 27 / 60
» Formal verification of analog designs using MetiTarski
Sort
View
ECRTS
1998
IEEE
15 years 4 months ago
Tool-supported hierarchical design of distributed real-time systems
In this paper we demonstrate the usage of a formal description technique for real-time systems called PLCAutomaton [4] by applying this method to a real-world case study. To this ...
Henning Dierks, Josef Tapken
EMSOFT
2006
Springer
15 years 1 months ago
Reusable models for timing and liveness analysis of middleware for distributed real-time and embedded systems
Distributed real-time and embedded (DRE) systems have stringent constraints on timeliness and other properties whose assurance is crucial to correct system behavior. Formal tools ...
Venkita Subramonian, Christopher D. Gill, Cé...
VLSID
2002
IEEE
177views VLSI» more  VLSID 2002»
16 years 2 days ago
RTL-Datapath Verification using Integer Linear Programming
Satisfiability of complex word-level formulas often arises as a problem in formal verification of hardware designs described at the register transfer level (RTL). Even though most...
Raik Brinkmann, Rolf Drechsler
FM
2006
Springer
111views Formal Methods» more  FM 2006»
15 years 3 months ago
A Formal Template Language Enabling Metaproof
Design patterns are usually described in terms of instances. Templates describe sentences of some language with a particular form, generate sentences upon instantiation, and can be...
Nuno Amálio, Susan Stepney, Fiona Polack
ACSC
2004
IEEE
15 years 3 months ago
Java Implementation Verification Using Reverse Engineering
An approach to system verification is described in which design artefacts produced during forward engineering are automatically compared to corresponding artefacts produced during...
David J. A. Cooper, Benjamin Khoo, Brian R. von Ko...