299 search results - page 35 / 60 » Formal verification of analog designs using MetiTarski |
ACSD
2001
IEEE
15 years 3 months ago
2001
IEEE
One of the corner stones of formal methods is the notion traction enables analysis. By the construction of act model we can trade implementation detail for analytical power. The i...
BMCBI
2006
14 years 11 months ago
2006
Background: Biological databases and pathway knowledgebases are proliferating rapidly. We are developing software tools for computer-aided hypothesis design and evaluation, and we...
118
click to vote
SIGSOFT
2003
ACM
16 years 14 days ago
2003
ACM
Automated finite-state verification techniques have matured considerably in the past several years, but state-space explosion remains an obstacle to their use. Theoretical lower b...
112
click to vote
SIGSOFT
2007
ACM
16 years 14 days ago
2007
ACM
Finding flaws in security protocol implementations is hard. Finding flaws in the implementations of sensor network security protocols is even harder because they are designed to p...
DAC
2003
ACM
16 years 21 days ago
2003
ACM
Verification of system designs continues to be a major challenge today. Simulation remains the primary tool for making sure that implementations perform as they should. We present...