2813 search results - page 449 / 563 » Formalizing Architectural Connection |
119
Voted
VLDB
1994
ACM
15 years 7 months ago
1994
ACM
The performance of data-parallel algorithms for spatial operations using data-parallel variants of the bucket PMR quadtree, R-tree, and R+-tree spatial data structures is compared...
120
click to vote
ASPDAC
2007
ACM
15 years 7 months ago
2007
ACM
Turbo decoding architectures have greater error correcting capability than any other known code. Due to their excellent performance turbo codes have been employed in several trans...
109
Voted
DATE
2004
IEEE
15 years 7 months ago
2004
IEEE
This paper presents STEPS, an innovative softwarebased approach for testing P1500-compliant SoCs. STEPS is based on the concept that the ATE is not considered as an initiator appl...
144
click to vote
FPGA
2000
ACM
15 years 7 months ago
2000
ACM
In this paper we introduce a new Simulated Annealingbased timing-driven placement algorithm for FPGAs. This paper has three main contributions. First, our algorithm employs a nove...
142
Voted
IJCNN
2000
IEEE
15 years 7 months ago
2000
IEEE
For unsupervised clustering in a network of spiking neurons we develop a temporal encoding of continuously valued data to obtain arbitrary clustering capacity and precision with a...