Sciweavers

6581 search results - page 138 / 1317
» Formalizing Design Patterns
Sort
View
DATE
2006
IEEE
83views Hardware» more  DATE 2006»
15 years 9 months ago
What lies between design intent coverage and model checking?
Practitioners of formal property verification often work around the capacity limitations of formal verification tools by breaking down properties into smaller properties that ca...
Sayantan Das, Prasenjit Basu, Pallab Dasgupta, P. ...
SP
2008
IEEE
195views Security Privacy» more  SP 2008»
15 years 9 months ago
Automated Formal Analysis of a Protocol for Secure File Sharing on Untrusted Storage
We study formal security properties of a state-of-the-art protocol for secure file sharing on untrusted storage, in the automatic protocol verifier ProVerif. As far as we know, ...
Bruno Blanchet, Avik Chaudhuri
ICECCS
2007
IEEE
95views Hardware» more  ICECCS 2007»
15 years 9 months ago
A Formal Contract Language for Plugin-based Software Engineering
Abstract—Plugin-based application design has become increasingly popular in recent years, and has contributed to the success of a range of very different applications including ...
Jens Dietrich, John G. Hosking, Jonathan Giles
VLSID
1999
IEEE
122views VLSI» more  VLSID 1999»
15 years 7 months ago
Formal Verification of an ARM Processor
This paper presents a detailed description of the application of a formal verification methodology to an ARM processor. The processor, a hybrid between the ARM7 and the StrongARM ...
Vishnu A. Patankar, Alok Jain, Randal E. Bryant
ICSE
1994
IEEE-ACM
15 years 7 months ago
Formalizing Architectural Connection
As software systems become more complex the overall system structure { or software architecture { becomes a central design problem. An important step towards an engineering discip...
Robert J. Allen, David Garlan