6581 search results - page 144 / 1317 » Formalizing Design Patterns |
110
click to vote
DAC
2001
ACM
16 years 4 months ago
2001
ACM
This paper describes the first application of the Genevieve test generation methodology. The Genevieve approach uses semi-formal techniques derived from "model-checking"...
106
click to vote
ENTCS
2006
15 years 3 months ago
2006
A compiler that automatically translates recursive function definitions in higher order logic to clocked synchronous hardware is described. Compilation is by mechanised proof in t...
109
click to vote
HVC
2007
Springer
15 years 9 months ago
2007
Springer
The paper presents a new approach to formal verification of generic (i.e. parametrised) hardware designs specified in VHDL. The proposed approach is based on a translation of suc...
130
click to vote
CADE
2002
Springer
16 years 3 months ago
2002
Springer
This paper reports on the formal proof of correctness of a compiler from a substantial subset of Java source language to Java bytecode in the proof environment Isabelle. This work ...
156
click to vote
ACSAC
1996
IEEE
15 years 7 months ago
1996
IEEE
In this paper we describe the method used to develop a gateway capable of meeting the ITSEC E4 requirements. The security policy was formally modelled and proven consistent with t...