Sciweavers

6581 search results - page 511 / 1317
» Formalizing Design Patterns
Sort
View
BC
1999
81views more  BC 1999»
15 years 6 months ago
Error tolerant associative memory
Abstract-- This paper surveys two advanced associative memory models[8][5]. The first model was derived from the projection on a closed convex set spanned by patterns. The second m...
Cheng-Yuan Liou, Shao-Kuo Yuan
CORR
2008
Springer
155views Education» more  CORR 2008»
15 years 6 months ago
Software dependability modeling using an industry-standard architecture description language
: Performing dependability evaluation along with other analyses at architectural level allows both making architectural tradeoffs and predicting the effects of architectural decisi...
Ana-Elena Rugina, Peter H. Feiler, Karama Kanoun, ...
GLVLSI
2009
IEEE
150views VLSI» more  GLVLSI 2009»
16 years 1 months ago
Contradictory antecedent debugging in bounded model checking
In the context of formal verification Bounded Model Checking (BMC) has shown to be very powerful for large industrial designs. BMC is used to check whether a circuit satisfies a...
Daniel Große, Robert Wille, Ulrich Kühn...
CODES
2007
IEEE
16 years 1 months ago
Probabilistic performance risk analysis at system-level
We present a novel hybrid approach for performance analysis of a system design. Unlike other approaches in this area, in this paper we do not focus on the determination of pessimi...
Alexander Viehl, Markus Schwarz, Oliver Bringmann,...
216
Voted
IFM
2007
Springer
245views Formal Methods» more  IFM 2007»
16 years 26 days ago
Co-simulation of Distributed Embedded Real-Time Control Systems
Development of computerized embedded control systems is difficult because it brings together systems theory, electrical engineering and computer science. The engineering and analys...
Marcel Verhoef, Peter Visser, Jozef Hooman, Jan F....