Sciweavers

36320 search results - page 7083 / 7264
» From Code to Models
Sort
View
IPPS
2006
IEEE
15 years 10 months ago
A simulation study of the effects of multi-path approaches in e-commerce applications
Response time is a key factor of any e-Commerce application, and a set of solutions have been proposed to provide low response time despite network congestions or failures. Being ...
Paolo Romano, Francesco Quaglia, Bruno Ciciani
IROS
2006
IEEE
144views Robotics» more  IROS 2006»
15 years 10 months ago
Finding Resonance: Adaptive Frequency Oscillators for Dynamic Legged Locomotion
— There is much to gain from providing walking machines with passive dynamics, e.g. by including compliant elements in the structure. These elements can offer interesting propert...
Jonas Buchli, Fumiya Iida, Auke Jan Ijspeert
ISCA
2006
IEEE
137views Hardware» more  ISCA 2006»
15 years 10 months ago
Multiple Instruction Stream Processor
Microprocessor design is undergoing a major paradigm shift towards multi-core designs, in anticipation that future performance gains will come from exploiting threadlevel parallel...
Richard A. Hankins, Gautham N. Chinya, Jamison D. ...
MEMOCODE
2006
IEEE
15 years 10 months ago
Latency-insensitive design and central repetitive scheduling
The theory of latency-insensitive design (LID) was recently invented to cope with the time closure problem in otherwise synchronous circuits and programs. The idea is to allow the...
Julien Boucaron, Robert de Simone, Jean-Vivien Mil...
MICRO
2006
IEEE
145views Hardware» more  MICRO 2006»
15 years 10 months ago
Virtually Pipelined Network Memory
We introduce virtually-pipelined memory, an architectural technique that efficiently supports high-bandwidth, uniform latency memory accesses, and high-confidence throughput eve...
Banit Agrawal, Timothy Sherwood
« Prev « First page 7083 / 7264 Last » Next »