Sciweavers

990 search results - page 101 / 198
» From Design Patterns to Parallel Architectural Skeletons
Sort
View
HPCA
1998
IEEE
15 years 2 months ago
PRISM: An Integrated Architecture for Scalable Shared Memory
This paper describes PRISM, a distributed sharedmemory architecture that relies on a tightly integrated hardware and operating system design for scalable and reliable performance....
Kattamuri Ekanadham, Beng-Hong Lim, Pratap Pattnai...
MICRO
1992
IEEE
128views Hardware» more  MICRO 1992»
15 years 1 months ago
MISC: a Multiple Instruction Stream Computer
This paper describes a single chip Multiple Instruction Stream Computer (MISC) capable of extracting instruction level parallelism from a broad spectrum of programs. The MISC arch...
Gary S. Tyson, Matthew K. Farrens, Andrew R. Plesz...
SPIRE
1999
Springer
15 years 2 months ago
A Customizable Collaborative Virtual Environment on the Web
Collaborative Virtual Environments (CVE) support the collaboration, communication and social interaction among users in virtual spaces. In this paper we present a customizable CVE...
Roberto C. Portugal, Luis A. Guerrero, David A. Fu...
PPSN
2004
Springer
15 years 3 months ago
A Neuroevolutionary Approach to Emergent Task Decomposition
A scalable architecture to facilitate emergent (self-organized) task decomposition using neural networks and evolutionary algorithms is presented. Various control system architectu...
Jekanthan Thangavelautham, Gabriele M. T. D'Eleute...
HPCA
2004
IEEE
15 years 10 months ago
Exploring Wakeup-Free Instruction Scheduling
Design of wakeup-free issue queues is becoming desirable due to the increasing complexity associated with broadcast-based instruction wakeup. The effectiveness of most wakeup-free...
Jie S. Hu, Narayanan Vijaykrishnan, Mary Jane Irwi...