Sciweavers

434 search results - page 40 / 87
» From sequential programs to multi-tier applications by progr...
Sort
View
139
Voted
FCCM
2002
IEEE
171views VLSI» more  FCCM 2002»
15 years 7 months ago
Coarse-Grain Pipelining on Multiple FPGA Architectures
Reconfigurable systems, and in particular, FPGA-based custom computing machines, offer a unique opportunity to define application-specific architectures. These architectures offer...
Heidi E. Ziegler, Byoungro So, Mary W. Hall, Pedro...
IEEEPACT
2009
IEEE
14 years 11 months ago
Region Based Structure Layout Optimization by Selective Data Copying
As the gap between processor and memory continues to grow, memory performance becomes a key performance bottleneck for many applications. Compilers therefore increasingly seek to m...
Sandya S. Mannarswamy, Ramaswamy Govindarajan, Ris...
CN
2002
96views more  CN 2002»
15 years 1 months ago
A transparent deployment method of RSVP-aware applications on UNIX
This paper proposes a method, called RLR (RSVP (Resource reSerVation Protocol) library redirection), which can transform legacy Internet applications into RSVP-aware applications ...
Yu-Ben Miao, Wen-Shyang Hwang, Ce-Kuen Shieh
DMSN
2008
ACM
15 years 3 months ago
Stream-based macro-programming of wireless sensor, actuator network applications with SOSNA
Wireless sensor, actuator networks (WSANs) distinguish themselves from wireless sensor networks by the need to coordinate actuators' actions, real-time constraints on communi...
Marcin Karpinski, Vinny Cahill
IEEEPACT
2005
IEEE
15 years 7 months ago
Characterization of TCC on Chip-Multiprocessors
Transactional Coherence and Consistency (TCC) is a novel coherence scheme for shared memory multiprocessors that uses programmer-defined transactions as the fundamental unit of p...
Austen McDonald, JaeWoong Chung, Hassan Chafi, Chi...