Sciweavers

174 search results - page 26 / 35
» Functional Test Generation for Full Scan Circuits
Sort
View
CORR
2008
Springer
107views Education» more  CORR 2008»
14 years 11 months ago
Optimization and AMS Modeling for Design of an Electrostatic Vibration Energy Harvester's Conditioning Circuit with an Auto-Adap
This paper presents an analysis and system-level design of a capacitive harvester of vibration energy composed from a mechanical resonator, capacitive transducer and a conditioning...
Dimitri Galayko, Philippe Basset, Ayyaz Mahmood Pa...
DAC
2002
ACM
16 years 17 days ago
IP delivery for FPGAs using Applets and JHDL
This paper introduces an FPGA IP evaluation and delivery system that operates within Java applets. The use of such applets allows designers to create, evaluate, test, and obtain F...
Michael J. Wirthlin, Brian McMurtrey
100
Voted
CAI
2004
Springer
14 years 11 months ago
An Evolvable Combinational Unit for FPGAs
A complete hardware implementation of an evolvable combinational unit for FPGAs is presented. The proposed combinational unit consisting of a virtual reconfigurable circuit and evo...
Lukás Sekanina, Stepan Friedl
ISESE
2006
IEEE
15 years 5 months ago
An industrial case study of structural testing applied to safety-critical embedded software
Effective testing of safety-critical real-time embedded software is difficult and expensive. Many companies are hesitant about the cost of formalized criteria-based testing and a...
Jing Guan, Jeff Offutt, Paul Ammann
KBSE
2007
IEEE
15 years 5 months ago
Improving evolutionary class testing in the presence of non-public methods
Automating the generation of object-oriented unit tests is a challenging task. This is mainly due to the complexity and peculiarities that the principles of object-orientation imp...
Stefan Wappler, Ina Schieferdecker