Sciweavers

8766 search results - page 530 / 1754
» Functional logic programming
Sort
View
ICCS
2004
Springer
15 years 10 months ago
Intrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array
This work discusses an Evolvable Hardware (EHW) platform for the intrinsic evolution of analog electronic circuits. The EHW analog platform, named PAMA-NG (Programmable Analog Mult...
José Franco Machado do Amaral, Jorge Lu&iac...

Source Code
2890views
17 years 15 days ago
ImageJ
"ImageJ can display, edit, analyze, process, save, and print 8-bit, 16-bit and 32-bit images. It can read many image formats including TIFF, PNG, GIF, JPEG, BMP, DICOM, FITS, ...
National Institute of Health
ICCD
2006
IEEE
115views Hardware» more  ICCD 2006»
16 years 1 months ago
Microarchitecture and Performance Analysis of Godson-2 SMT Processor
—This paper introduces the microarchitecture and logical implementation of SMT (Simultaneous Multithreading) improvement of Godson-2 processor which is a 64-bit, four-issue, out-...
Zusong Li, Xianchao Xu, Weiwu Hu, Zhimin Tang
137
Voted
EUC
2004
Springer
15 years 10 months ago
Construction of Distributed Object Group Framework and Its Execution Analysis Using Distributed Application Simulation
The Distributed Object Group Framework(DOGF) we constructed supports the grouping of distributed objects that are required for distributed application. From the DOGF, we manage dis...
Chang-Sun Shin, Chang-Won Jeong, Su-Chong Joo
DFT
2003
IEEE
113views VLSI» more  DFT 2003»
15 years 10 months ago
Buffer and Controller Minimisation for Time-Constrained Testing of System-On-Chip
Test scheduling and Test Access Mechanism (TAM) design are two important tasks in the development of a System-on-Chip (SOC) test solution. Previous test scheduling techniques assu...
Anders Larsson, Erik Larsson, Petru Eles, Zebo Pen...