2291 search results - page 406 / 459 » Future Graphics Architectures |
178
click to vote
ASPLOS
2004
ACM
15 years 10 months ago
2004
ACM
Increased integration in the form of multiple processor cores on a single die, relatively constant die sizes, shrinking power envelopes, and emerging applications create a new cha...
151
click to vote
ISLPED
2004
ACM
15 years 10 months ago
2004
ACM
While set-associative caches incur fewer misses than directmapped caches, they typically have slower hit times and higher power consumption, when multiple tag and data banks are p...
175
click to vote
MOBICOM
2004
ACM
15 years 10 months ago
2004
ACM
Advances in wireless communication, storage and processing are realizing next-generation in-vehicle entertainment systems. Even if hundreds of different video or audio titles are...
148
click to vote
WMPI
2004
ACM
15 years 10 months ago
2004
ACM
The Opie Project aims to develop a compiler to transform C codes written for row-major matrix representation into equivalent codes for Morton-order matrix representation, and to a...
178
Voted
ICS
2004
Tsinghua U.
15 years 10 months ago
2004
Tsinghua U.
Cache hierarchies have been traditionally designed for usage by a single application, thread or core. As multi-threaded (MT) and multi-core (CMP) platform architectures emerge and...