2452 search results - page 15 / 491 » Future Technological Challenges for High Performance Compute... |
ISCA
2009
IEEE
15 years 4 months ago
2009
IEEE
As transistor density continues to grow at an exponential rate in accordance to Moore’s law, the goal for many Chip Multi-Processor (CMP) systems is to scale the number of on-ch...
121
click to vote
PAM
2011
Springer
14 years 10 days ago
2011
Springer
The small form-factor and significantly high bandwidth of 60 GHz wireless network interfaces make them an attractive technology for future bandwidth-hungry mobile devices. To ove...
AHS
2007
IEEE
15 years 3 months ago
2007
IEEE
This paper reviews the current state of the art in highperformance reconfigurable computing (HPRC) from the perspective of EPCC, the high-performance computing centre at the Unive...
MICRO
2010
IEEE
14 years 7 months ago
2010
IEEE
To extend the exponential performance scaling of future chip multiprocessors, improving energy efficiency has become a first-class priority. Single-chip heterogeneous computing ha...
IEEECIT
2010
IEEE
14 years 8 months ago
2010
IEEE
Abstract—In this paper, we propose efficient routing algorithms for collective communication in a newly proposed, versatile network, called a recursive dual-net (RDN). The RDN c...