134 search results - page 12 / 27 » Gemini: An Optical Interconnection Network for Parallel Proc... |
109
Voted
ISPAN
2005
IEEE
15 years 7 months ago
2005
IEEE
- Dynamic lightpath protection in survivable WDM networks requires finding a pair of diverse routes (i.e., a primary route and a backup route that are link-disjoint) that form a cy...
138
Voted
JSA
2010
14 years 8 months ago
2010
The high chip-level integration enables the implementation of large-scale parallel processing architectures with 64 and more processing nodes on a single chip or on an FPGA device...
109
click to vote
PDP
2010
IEEE
15 years 6 months ago
2010
IEEE
In the last years high performance processor designs have evolved toward Chip-Multiprocessor (CMP) architectures that implement multiple processing cores on a single die. As the nu...
90
Voted
PARLE
1989
15 years 5 months ago
1989
We explore an algebraic language for networks consisting of a xed number of reactive units, communicating synchronously over a xed linking structure. The language has only two ope...
107
Voted
CCGRID
2006
IEEE
15 years 8 months ago
2006
IEEE
— Widespread use of cluster systems in diverse set of applications has spurred significant interest in providing high performance cluster interconnects. A major inefficiency in...