1862 search results - page 100 / 373 » General Architecture for Hardware Implementation of Genetic ... |
144
Voted
SENSYS
2006
ACM
15 years 9 months ago
2006
ACM
Sensor networks are fundamentally constrained by the difficulty and energy expense of delivering information from sensors to sink. Our work has focused on garnering additional si...
135
Voted
DAC
2007
ACM
16 years 4 months ago
2007
ACM
Abstract-- In nanometer-scale VLSI technologies, several interconnect issues like routing congestion and interconnect delay have become the main concerns in placement. However, all...
125
click to vote
SARA
2009
Springer
15 years 10 months ago
2009
Springer
: Given a system design (SD), a key task is to optimize this design to reduce the probability of catastrophic failures. We consider the task of redesigning an SD to minimize the pr...
115
Voted
ICCAD
1994
IEEE
15 years 7 months ago
1994
IEEE
For a logic design with level-sensitive latches, we need to validate timing signal paths which may flush through several latches. We developed efficient algorithms based on the mo...
162
click to vote
DAC
2004
ACM
16 years 4 months ago
2004
ACM
Parametric representations used for symbolic simulation of circuits usually use BDDs. After a few steps of symbolic simulation, state set representation is converted from one para...