1862 search results - page 108 / 373 » General Architecture for Hardware Implementation of Genetic ... |
109
click to vote
CORR
2010
Springer
15 years 2 months ago
2010
Springer
Optimum implementation of non-conventional wells allows us to increase considerably hydrocarbon recovery. By considering the high drilling cost and the potential improvement in we...
114
click to vote
DSD
2008
IEEE
15 years 10 months ago
2008
IEEE
This paper proposes a design method and programmable architectures for numerical function generators (NFGs) of two-variable functions. To realize a two-variable function in hardwa...
120
click to vote
CODES
2005
IEEE
15 years 9 months ago
2005
IEEE
In this paper, we show a novel approach to accelerate loops by tightly coupling a coprocessor to an ASIP. Latency hiding is used to exploit the parallelism available in this archi...
131
Voted
ASPLOS
1992
ACM
15 years 7 months ago
1992
ACM
The foremost goal of superscalar processor design is to increase performance through the exploitation of instruction-level parallelism (ILP). Previous studies have shown that spec...
159
Voted
IEEEPACT
2008
IEEE
15 years 9 months ago
2008
IEEE
Communication overheads are one of the fundamental challenges in a multiprocessor system. As the number of processors on a chip increases, communication overheads and the distribu...