1862 search results - page 126 / 373 » General Architecture for Hardware Implementation of Genetic ... |
141
click to vote
DATE
2010
IEEE
15 years 8 months ago
2010
IEEE
—In order to solve the challenges in processor design for the next generation wireless communication systems, this paper first proposes a system level design flow for communicati...
119
Voted
IPPS
2006
IEEE
15 years 9 months ago
2006
IEEE
Digital Down Conversion (DDC) is an algorithm, used to lower the amount of samples per second by selecting a limited frequency band out of a stream of samples. A possible DDC algo...
155
click to vote
ANCS
2005
ACM
15 years 9 months ago
2005
ACM
Hash tables provide efficient table implementations, achieving O(1), query, insert and delete operations at low loads. However, at moderate or high loads collisions are quite freq...
119
Voted
ISCAS
2005
IEEE
15 years 9 months ago
2005
IEEE
—Unknown protein sequences are often compared to a set of known sequences (a database scan) to detect functional similarities. Even though efficient dynamic programming algorithm...
149
click to vote
FPL
2001
Springer
15 years 8 months ago
2001
Springer
In this paper we present a new method of integrating the placement and routing stages in the physical design of channel-based architectures, and present the first implementation o...