Sciweavers

1862 search results - page 168 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
127
Voted
TAICPART
2006
IEEE
131views Education» more  TAICPART 2006»
15 years 9 months ago
Bogor: A Flexible Framework for Creating Software Model Checkers
Model checking has proven to be an effective technology for verification and debugging in hardware and more recently in software domains. With the proliferation of multicore arch...
Robby, Matthew B. Dwyer, John Hatcliff
114
Voted
CAV
2004
Springer
108views Hardware» more  CAV 2004»
15 years 9 months ago
DPLL( T): Fast Decision Procedures
The logic of equality with uninterpreted functions (EUF) and its extensions have been widely applied to processor verification, by means of a large variety of progressively more s...
Harald Ganzinger, George Hagen, Robert Nieuwenhuis...
105
Voted
FPL
2004
Springer
101views Hardware» more  FPL 2004»
15 years 9 months ago
The Chess Monster Hydra
Abstract. With the help of the FPGA technology, the boarder between hardand software has vanished. It is now possible to develop complex designs and fine grained parallel applicat...
Chrilly Donninger, Ulf Lorenz
145
Voted
IPSN
2004
Springer
15 years 9 months ago
Naps: scalable, robust topology management in wireless ad hoc networks
Topology management schemes conserve energy in wireless ad hoc networks by identifying redundant nodes that may turn off their radios or other components while maintaining connec...
Brighten Godfrey, David Ratajczak
126
Voted
SIGMETRICS
2006
ACM
156views Hardware» more  SIGMETRICS 2006»
15 years 9 months ago
Maximizing throughput in wireless networks via gossiping
A major challenge in the design of wireless networks is the need for distributed scheduling algorithms that will efficiently share the common spectrum. Recently, a few distributed...
Eytan Modiano, Devavrat Shah, Gil Zussman