1862 search results - page 18 / 373 » General Architecture for Hardware Implementation of Genetic ... |
114
click to vote
FCCM
2000
IEEE
15 years 6 months ago
2000
IEEE
This paper describes a networked FPGA-based implementation of the FAST (Flexible Adaptable-Size Topology) architecture, a Arti cial Neural Network (ANN) that dynamically adapts it...
122
click to vote
JCP
2008
15 years 1 months ago
2008
With the wireless communications coming to homes and offices, the need to have secure data transmission is of utmost importance. Today, it is important that information is sent con...
128
click to vote
DAC
2005
ACM
16 years 2 months ago
2005
ACM
We propose a system architecture for real-time hardware speech recognition on low-cost, power-constrained devices. The system is intended to support real-time speech-based user in...
105
Voted
GECCO
2006
Springer
15 years 5 months ago
2006
Springer
In this paper, we propose a Genetic Algorithm (GA) approach using a new paths growth procedure by the random key-based encoding for solving Shortest Path Routing (SPR) problem. An...
99
Voted
IEEEPACT
2008
IEEE
15 years 8 months ago
2008
IEEE
In a hardware transactional memory system with lazy versioning and lazy conflict detection, the process of transaction commit can emerge as a bottleneck. This is especially true ...