Sciweavers

1862 search results - page 190 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
ISPD
2005
ACM
174views Hardware» more  ISPD 2005»
15 years 9 months ago
Fast and accurate rectilinear steiner minimal tree algorithm for VLSI design
In this paper, we present a very fast and accurate rectilinear Steiner minimal tree (RSMT)1 algorithm called FLUTE. The algorithm is an extension of the wirelength estimation appr...
Chris C. N. Chu, Yiu-Chung Wong
ISCAS
2006
IEEE
102views Hardware» more  ISCAS 2006»
15 years 9 months ago
A low power merge cell processor for real-time spike sorting in implantable neural prostheses
Extremely low power consumption is the critical constraint for designing implantable neural decoders that inter- Desired face directly with the nervous system. Typically a system w...
M. D. Linderman, T. H. Meng
GECCO
2006
Springer
170views Optimization» more  GECCO 2006»
15 years 7 months ago
How an optimal observer can collapse the search space
Many metaheuristics have difficulty exploring their search space comprehensively. Exploration time and efficiency are highly dependent on the size and the ruggedness of the search...
Christophe Philemotte, Hugues Bersini
MICRO
2009
IEEE
168views Hardware» more  MICRO 2009»
15 years 10 months ago
Ordering decoupled metadata accesses in multiprocessors
Hardware support for dynamic analysis can minimize the performance overhead of useful applications such as security checks, debugging, and profiling. To eliminate implementation ...
Hari Kannan
FPL
2006
Springer
111views Hardware» more  FPL 2006»
15 years 7 months ago
A Simulation Platform for Reconfigurable Computing Research
In this paper, we present a full-system reconfigurable computing simulation platform intended to promote innovative new research in reconfigurable computing. Currently, reconfigur...
Wenyin Fu, Katherine Compton