1862 search results - page 196 / 373 » General Architecture for Hardware Implementation of Genetic ... |
152
click to vote
IGARSS
2009
15 years 1 months ago
2009
The main purpose of this paper is to describe available (HPC)based implementations of remotely sensed hyperspectral image processing algorithms on multi-computer clusters, heterog...
146
click to vote
ISPDC
2010
IEEE
15 years 2 months ago
2010
IEEE
—Super-scalar, out-of-order processors that can have tens of read and write requests in the execution window place significant demands on Memory Level Parallelism (MLP). Multi- ...
147
click to vote
FPL
2008
Springer
15 years 5 months ago
2008
Springer
The phase detector is a main building block in phaselocked loop (PLL) applications. FPGAs permit the realtime implementation of the CORDIC algorithm which offers an efficient solu...
138
click to vote
DATE
2002
IEEE
15 years 8 months ago
2002
IEEE
The key performance of many analog circuits is directly related to accurate capacitor ratios. It is well known that capacitor ratio precision is greatly enhanced by paralleling id...
128
click to vote
FPL
2006
Springer
15 years 7 months ago
2006
Springer
A Field Programmable Gate Array (FPGA), when used as a platform for implementing special-purpose computing architectures, offers the potential for increased functional parallelism...