Sciweavers

1862 search results - page 200 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
FPGA
2007
ACM
163views FPGA» more  FPGA 2007»
15 years 10 months ago
Improved SAT-based Boolean matching using implicants for LUT-based FPGAs
Boolean matching (BM) is a widely used technique in FPGA resynthesis and architecture evaluation. In this paper we present several improvements to the recently proposed SAT-based ...
Jason Cong, Kirill Minkovich
DAC
2003
ACM
16 years 4 months ago
Death, taxes and failing chips
In the way they cope with variability, present-day methodologies are onerous, pessimistic and risky, all at the same time! Dealing with variability is an increasingly important as...
Chandu Visweswariah
DAC
2006
ACM
16 years 4 months ago
Design tools for reliability analysis
Recent progress in EDA tools allows IC designs to be accurately verified with consequent improvements in yield and performance through reduced guard bands. This paper will present...
Zhihong Liu, Bruce McGaughy, James Z. Ma
SIGCOMM
2010
ACM
15 years 4 months ago
No more middlebox: integrate processing into network
Traditionally, in-network services like firewall, proxy, cache, and transcoders have been provided by dedicated hardware middleboxes. A recent trend has been to remove the middleb...
Jeongkeun Lee, Jean Tourrilhes, Puneet Sharma, Suj...
135
Voted
CODES
2007
IEEE
15 years 10 months ago
A low power VLIW processor generation method by means of extracting non-redundant activation conditions
This paper proposes a low power VLIW processor generation method by automatically extracting non-redundant activation conditions of pipeline registers for clock gating. It is impo...
Hirofumi Iwato, Keishi Sakanushi, Yoshinori Takeuc...