Sciweavers

1862 search results - page 207 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
150
Voted
DATE
1998
IEEE
153views Hardware» more  DATE 1998»
15 years 8 months ago
An Energy-Conscious Exploration Methodology for Reconfigurable DSPs
As the "system-on-a-chip" concept is rapidly becoming a reality, time-to-market and product complexity push the reuse of complex macromodules. Circuits combining a varie...
Jan M. Rabaey, Marlene Wan
145
Voted
CGO
2004
IEEE
15 years 7 months ago
Custom Data Layout for Memory Parallelism
In this paper, we describe a generalized approach to deriving a custom data layout in multiple memory banks for array-based computations, to facilitate high-bandwidth parallel mem...
Byoungro So, Mary W. Hall, Heidi E. Ziegler
135
Voted
MOBISYS
2008
ACM
16 years 3 months ago
Symphony: synchronous two-phase rate and power control in 802.11 wlans
Adaptive transmit power control in 802.11 Wireless LANs (WLANs) on a per-link basis helps increase network capacity and improves battery life of Wifi-enabled mobile devices. Howev...
Kishore Ramachandran, Ravi Kokku, Honghai Zhang, M...
CODES
2005
IEEE
15 years 9 months ago
Key research problems in NoC design: a holistic perspective
Networks-on-Chip (NoCs) have been recently proposed as a promising solution to complex on-chip communication problems. The lack of an unified representation of applications and ar...
Ümit Y. Ogras, Jingcao Hu, Radu Marculescu
EGH
2005
Springer
15 years 9 months ago
KD-tree acceleration structures for a GPU raytracer
Modern graphics hardware architectures excel at compute-intensive tasks such as ray-triangle intersection, making them attractive target platforms for raytracing. To date, most GP...
Tim Foley, Jeremy Sugerman