1862 search results - page 246 / 373 » General Architecture for Hardware Implementation of Genetic ... |
134
Voted
VLSID
2001
IEEE
16 years 3 months ago
2001
IEEE
In this paper we describe a hardware design method for memory and register arrays that allows the application of formal equivalence checking for comparing a high-level register tr...
132
click to vote
TC
2008
15 years 3 months ago
2008
Cryptanalysis of ciphers usually involves massive computations. The security parameters of cryptographic algorithms are commonly chosen so that attacks are infeasible with availabl...
149
Voted
ARC
2008
Springer
15 years 5 months ago
2008
Springer
Over the last years, we have witnessed the increased use of Application-Specific Instruction-Set Processors (ASIPs). These ASIPs are processors that have a customizable instruction...
123
Voted
IEEEPACT
2009
IEEE
15 years 10 months ago
2009
IEEE
Abstract—Load elimination is a classical compiler transformation that is increasing in importance for multi-core and many-core architectures. The effect of the transformation is ...
127
click to vote
ISCAS
2007
IEEE
15 years 9 months ago
2007
IEEE
— With increasing reliability concerns for current and next generation VLSI technologies, fault-tolerance is fast becoming an integral part of system-on-chip (SoC) and multicore ...