Sciweavers

1862 search results - page 249 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
DFT
2007
IEEE
141views VLSI» more  DFT 2007»
15 years 9 months ago
A Fault-Tolerant Active Pixel Sensor to Correct In-Field Hot Pixel Defects
Solid-state image sensors develop in-field defects in all common environments. Experiments have demonstrated the growth of significant quantities of hot-pixel defects that degrade...
Jozsef Dudas, Michelle L. La Haye, Jenny Leung, Gl...
ASPDAC
2000
ACM
104views Hardware» more  ASPDAC 2000»
15 years 7 months ago
Design of digital neural cell scheduler for intelligent IB-ATM switch
— We present the architecture of the ATM banyan switch composed of pattern process and high-speed digital neural cell scheduler. An input buffer type ATM switch with a window-bas...
J.-K. Lee, Seung-Min Lee, Mike Myung-Ok Lee, D.-W....
113
Voted
SIGMETRICS
2002
ACM
117views Hardware» more  SIGMETRICS 2002»
15 years 3 months ago
Context-aware TCP/IP
Abstract-This paper discusses the design and evaluation of CATNIP, a ContextAware Transport/Network Internet Protocol for the Web. This integrated protocol uses application-layer k...
Carey L. Williamson, Qian Wu
126
Voted
ISCAS
2006
IEEE
108views Hardware» more  ISCAS 2006»
15 years 9 months ago
DSP engine design for LINC wireless transmitter systems
—Linear amplification with nonlinear components (LINC) technique is a linearization technique for power amplifier designs. By using LINC, the nonlinear power amplifier with high ...
Kai-Yuan Jheng, Yi-Chiuan Wang, An-Yeu Wu, Hen-Wai...
121
Voted
SBACPAD
2003
IEEE
125views Hardware» more  SBACPAD 2003»
15 years 8 months ago
Applying Scheduling by Edge Reversal to Constraint Partitioning
— Scheduling by Edge Reversal (SER) is a fully distributed scheduling mechanism based on the manipulation of acyclic orientations of a graph. This work uses SER to perform constr...
Marluce Rodrigues Pereira, Patrícia Kayser ...