Sciweavers

1862 search results - page 292 / 373
» General Architecture for Hardware Implementation of Genetic ...
Sort
View
LCTRTS
2010
Springer
15 years 10 months ago
Operation and data mapping for CGRAs with multi-bank memory
Coarse Grain Reconfigurable Architectures (CGRAs) promise high performance at high power efficiency. They fulfil this promise by keeping the hardware extremely simple, and movi...
Yongjoo Kim, Jongeun Lee, Aviral Shrivastava, Yunh...
CF
2006
ACM
15 years 7 months ago
Landing openMP on cyclops-64: an efficient mapping of openMP to a many-core system-on-a-chip
This paper presents our experience mapping OpenMP parallel programming model to the IBM Cyclops-64 (C64) architecture. The C64 employs a many-core-on-a-chip design that integrates...
Juan del Cuvillo, Weirong Zhu, Guang R. Gao
142
Voted
IEEEPACT
2008
IEEE
15 years 9 months ago
Multitasking workload scheduling on flexible-core chip multiprocessors
While technology trends have ushered in the age of chip multiprocessors (CMP) and enabled designers to place an increasing number of cores on chip, a fundamental question is what ...
Divya Gulati, Changkyu Kim, Simha Sethumadhavan, S...
SCAM
2008
IEEE
15 years 9 months ago
Some Assembly Required - Program Analysis of Embedded System Code
Programming embedded system software typically involves more than one programming language. Normally, a high-level language such as C/C++ is used for application oriented tasks an...
Ansgar Fehnker, Ralf Huuck, Felix Rauch, Sean Seef...
SIGCSE
2005
ACM
125views Education» more  SIGCSE 2005»
15 years 9 months ago
Efficient use of robots in the undergraduate curriculum
In this paper we describe how a single Khepera II robot was used for an assignment in a senior level course on graphical user interface implementation. The assignment required eac...
Judith Challinger